<meta name="twitter:description" content="{"overview":"NVIDIA is a leader in computer graphics and AI technology, seeking talented ASIC Verification Engineers to join their dynamic team. This role" /> You are using an outdated browser. Please upgrade your browser or activate Google Chrome Frame to improve your experience. 21 Views Senior ASIC Design Verification Engineer – LPU
Join Job Mailing List
Published Date: September 25, 2026
Apply
NVIDIA, 11001 Lakeline Blvd., Austin, TX 78717
Job Description
NVIDIA is a leader in computer graphics and AI technology, seeking talented ASIC Verification Engineers to join their dynamic team. This role focuses on verifying the design and implementation of cutting-edge inference accelerators, contributing to advancements in consumer graphics, self-driving cars, and AI. NVIDIA offers a supportive and innovative environment where employees can make a significant impact.
Responsibilities
- Verify the design and implementation of inference accelerators as part of the ASIC Verification team.
- Conduct verification of ASIC design, architecture, reference models, and micro-architecture using advanced methodologies.
- Define verification scope, develop infrastructure, and ensure design correctness.
- Collaborate with architects, designers, and verification teams throughout the process.
- Implement and optimize automated verification flows to enhance productivity and efficiency.
- Stay updated on trends in ASIC design verification and integrate innovative techniques. Qualifications:
- Bachelor's Degree in Electrical Engineering, Computer Science, or Computer Engineering (or equivalent experience).
- 8 years of relevant industry experience. Skills:
- Experience with building block and SoC level testbench development.
- Strong debugging and analytical skills.
- Proficient in verification using random stimulus, functional coverage, and assertion-based methodologies.
- Expertise in SystemVerilog and Universal Verification Methodology (UVM).
- Familiarity with design and verification tools such as VCS and Verdi.
- Knowledge of UPF power verification and netlist/DFT verification is a plus.
- Programming experience in Perl/Python and C/C++ is desirable.
- Understanding of ASIC design flow from specification to GDS.
- Knowledge of applying machine learning to ASIC verification processes.
Recent Stories
Hire ASIC Verification Engineers
Read More »
Hire Physical Design Engineers | RTL-to-GDSII & P&R Contractors
Read More »
Hire ASIC Design Engineers
Read More »
Hire Analog Layout Designers
Read More »
Hire Analog & Mixed-Signal IC Designers
Read More »
CEO Talk: Kazushige Koshika, President of TOPPAN Technical Design Center Inc.
Read More »
Digital Isolator & Isolated Interface IC Alternatives
Read More »
High-Voltage DC/DC Converter ICs: 40V, 60V, 80V & 100V Alternatives
Read More »
Get Price for ASIC Design Services
Get Price for IC Packaging
Find the Right Semiconductor Partner
Tell us what you're building and we'll recommend qualified vendors for your project.
- ASIC Design Services
- Verification
- Packaging & Wafer
- Semiconductor IP
Work Email
Get Free Recommendations
Free • No obligation • Response within 24 hours Get Price Offers From ASIC Design Houses Wafer Foundries Chip Packaging
IC Testing
IP Core Vendors
FPGA Design
Featured Vendor
Green Mountain Semiconductor
Welcome New Vendors
- TOPPAN Technical Design Center
- Digicomm Semiconductor
- Tekmos
- BitSim Now
- AnaBatIC Semiconductor
Recent Posts
- Sofics Extends Interface Voltage Options in TSMC FinFET and Nanosheet Technologies
- Synopsys and TSMC Partner to Accelerate AI Systems Innovation with Agentic AI and Advanced Design
- TES Electronic Solutions Introduces an Over-Voltage Lockout IP for the Protection of Battery-Powered Systems in X-FAB’s XT018 – 0.18µm BCD-on-SOI Technology.
- Hire ASIC Verification Engineers
- Hire Physical Design Engineers | RTL-to-GDSII & P&R Contractors
- Hire ASIC Design Engineers
Most Popular Blog Posts
- Semiconductor Manufacturing Cost Breakdown | Wafer, Packaging, Test & ASIC Cost Factors
- TSMC and Sony Plan Image Sensor Joint Venture in Japan
- Semiconductor Design and Verification Services | ASIC, SoC & IC Development Partners
- TO-247 Package: Complete Guide for TO-247
- ASIC Design Services for Startups | From Idea to Silicon
Tools
- ASIC Price Calculator
- IC Packages Price Calculator
- Die Per Wafer Calculator
- Bonding Diagram Tool
- CPU IP Core Search Engine
- Find Consultants
We are using cookies to give you the best experience on our website. You can find out more about which cookies we are using or switch them off in settings. Accept
Reject
Close GDPR Cookie Settings
Privacy Overview
Strictly Necessary Cookies 3rd Party Cookies
Privacy Overview
This website uses cookies so that we can provide you with the best user experience possible. Cookie information is stored in your browser and performs functions such as recognising you when you return to our website and helping our team to understand which sections of the website you find most interesting and useful.
Strictly Necessary Cookies
Strictly Necessary Cookie should be enabled at all times so that we can save your preferences for cookie settings. Enable or Disable Cookies
Enabled
Disabled
3rd Party Cookies This website uses Google Analytics to collect anonymous information such as the number of visitors to the site, and the most popular pages. Keeping this cookie enabled helps us to improve our website. Enable or Disable Cookies
Enabled
Disabled
Enable All Reject All