Startups

anysilicon.com

Senior ASIC Design Engineer

Senior ASIC Design Engineer - AnySilicon

<meta name="twitter:description" content="{"overview":"ForwardEdge ASIC specializes in advanced ASIC technology and microelectronic solutions for commercial, aerospace, defense, and security sectors." /> You are using an outdated browser. Please upgrade your browser or activate Google Chrome Frame to improve your experience. 11 Views Senior ASIC Design Engineer

Join Job Mailing List

Published Date: October 14, 2026

Apply

ForwardEdge ASIC LLC, Saint Paul, MN 55108

Job Description

ForwardEdge ASIC specializes in advanced ASIC technology and microelectronic solutions for commercial, aerospace, defense, and security sectors. As a subsidiary of Lockheed Martin, we combine the agility of a startup with the stability of a Fortune 100 company, employing a team of 80 experienced engineers with extensive ASIC/FPGA expertise.

Responsibilities

  • Lead and mentor lower-level engineers in digital design blocks.
  • Collaborate with architects to define and document digital/analog interfaces.
  • Develop detailed implementation plans and specifications for complex design blocks.
  • Write Register Transfer Level (RTL) code using industry-standard hardware description languages.
  • Create lower-level test bench code to verify functionality and features of design blocks.
  • Develop test plans and coordinate with the Design Verification team for comprehensive verification.
  • Synthesize RTL code using industry-standard tools and analyze results for optimization.
  • Update RTL to meet Power, Performance, and Area (PPA) requirements.
  • Execute plans for post-silicon lab validation.
  • Support design blocks in a larger system-level environment through productization and production.
  • Automate processes and methodologies using scripting languages (e.g., Python, Perl, Tcl). Qualifications:
  • Bachelor’s or master’s degree in electrical or computer engineering.
  • Minimum of 3 years experience as an ASIC Design Engineer.
  • Proficiency in RTL coding languages and common scripting languages.
  • Technical leadership experience is a plus. Skills:
  • Expertise in ASIC and FPGA design environments.
  • Strong understanding of digital and analog design principles.
  • Proficient in hardware description languages (HDLs).
  • Experience with design verification processes and tools.
  • Ability to mentor and guide junior engineers.

Recent Stories

CTO Talk: Denis Zelenin of Pacific MicroCHIP

Read More »

How to Choose the Right Arm CPU Core for ASIC

Read More »

MPW Run: Cost, Schedule & Booking Tool

Read More »

TSMC MPW: CyberShuttle, Cost, Schedule & Access

Read More »

High-end packaging: a market set to nearly quintuple by 2031

Read More »

IC Prototype Packaging: Options, Cost & Suppliers

Read More »

Silicon Interposer vs Organic Interposer vs Glass Interposer: Which Is Best?

Read More »

2.5D vs 3D Packaging: What Is the Difference?

Read More »

Get Price for ASIC Design Services

Get Price for IC Packaging

Find the Right Semiconductor Partner

Tell us what you're building and we'll recommend qualified vendors for your project.

  • ASIC Design Services
  • Verification
  • Packaging & Wafer
  • Semiconductor IP

Work Email

Get Free Recommendations

Free • No obligation • Response within 24 hours Get Price Offers From ASIC Design Houses Wafer Foundries Chip Packaging

IC Testing

IP Core Vendors

FPGA Design

Featured Vendor

CSEM

Welcome New Vendors

  • VConnecTech Systems
  • TOPPAN Technical Design Center
  • Digicomm Semiconductor
  • Tekmos
  • BitSim Now

Recent Posts

  • GlobalFoundries Selected to Operate Two New U.S. Fabs Under $21 Billion U.S.-Japan Initiative
  • ElectraIC Launches the NEXUS N1 Series: A New Family of NVIDIA Jetson-Based AI Mini Supercomputers
  • Faraday Powers Intelligent Sensing with New 14nm MIPI C/D Combo PHY IP
  • CTO Talk: Denis Zelenin of Pacific MicroCHIP
  • How to Choose the Right Arm CPU Core for ASIC
  • MPW Run: Cost, Schedule & Booking Tool

Most Popular Blog Posts

  • Semiconductor Manufacturing Cost Breakdown | Wafer, Packaging, Test & ASIC Cost Factors
  • TSMC and Sony Plan Image Sensor Joint Venture in Japan
  • Semiconductor Design and Verification Services | ASIC, SoC & IC Development Partners
  • ASIC Design Services for Startups | From Idea to Silicon
  • Custom ASIC Solutions | Find ASIC Design & Turnkey Chip Development Partners

Tools

  • ASIC Price Calculator
  • IC Packages Price Calculator
  • Die Per Wafer Calculator
  • Bonding Diagram Tool
  • CPU IP Core Search Engine
  • Find Consultants

We are using cookies to give you the best experience on our website. You can find out more about which cookies we are using or switch them off in settings. Accept

Reject

Close GDPR Cookie Settings

Privacy Overview

Strictly Necessary Cookies 3rd Party Cookies

Privacy Overview

This website uses cookies so that we can provide you with the best user experience possible. Cookie information is stored in your browser and performs functions such as recognising you when you return to our website and helping our team to understand which sections of the website you find most interesting and useful.

Strictly Necessary Cookies

Strictly Necessary Cookie should be enabled at all times so that we can save your preferences for cookie settings. Enable or Disable Cookies

Enabled

Disabled

3rd Party Cookies This website uses Google Analytics to collect anonymous information such as the number of visitors to the site, and the most popular pages. Keeping this cookie enabled helps us to improve our website. Enable or Disable Cookies

Enabled

Disabled

Enable All Reject All

Sourced 2026-10-15