Startups

anysilicon.com

MTS Silicon Design Engineer

MTS Silicon Design Engineer - AnySilicon

You are using an outdated browser. Please upgrade your browser or activate Google Chrome Frame to improve your experience. 19 Views MTS Silicon Design Engineer

Join Job Mailing List

Published Date: October 10, 2026

Apply

Advanced Micro Devices, Inc, 2485 Augustine Drive, Santa Clara, CA 95054

Job Description

At AMD, we harness technology to tackle the world's most pressing challenges, from healthcare advancements to AI innovations. Join us to contribute to groundbreaking projects that shape the future and advance your career.

Responsibilities

  • Lead verification of complex networking IP, subsystems, and SoCs within AMD’s Network Technologies Solutions Group.
  • Define verification strategy and develop scalable environments for high-speed Ethernet, PCIe, DMA, and more.
  • Drive functional and performance verification to signoff on next-generation networking products.
  • Develop robust UVM-based testbench architectures for IP, subsystem, and SoC-level verification.
  • Create test plans, feature mappings, and coverage strategies for complex networking and data-path IP.
  • Verify networking functions including packet processing, switch fabrics, and traffic management.
  • Own execution of verification plans and debug architectural, functional, and performance issues.
  • Collaborate with cross-functional teams to ensure high-quality deliverables and participate in design reviews.
  • Mentor junior engineers and provide technical leadership within the verification team. Qualifications:
  • Bachelor’s Degree in Electrical/Computer Engineering or related field; Master’s preferred.
  • Expert-level knowledge of SystemVerilog and UVM.
  • Strong hands-on experience with SystemVerilog simulators and waveform debuggers.
  • Proven experience in verifying complex IP/subsystems with test plans and coverage methodologies.
  • Strong debug skills across architecture, RTL, and testbench layers. Skills:
  • Scripting skills in Python, Perl, Shell, Tcl, or equivalent for automation.
  • Experience with industry protocols such as PCIe, AXI, Ethernet, and DMA engines.
  • Strong analytical and problem-solving abilities.
  • Excellent verbal and written communication skills.
  • Ability to lead verification tasks independently and drive cross-team closure.

Recent Stories

MPW Run: Cost, Schedule & Booking Tool

Read More »

TSMC MPW: CyberShuttle, Cost, Schedule & Access

Read More »

High-end packaging: a market set to nearly quintuple by 2031

Read More »

IC Prototype Packaging: Options, Cost & Suppliers

Read More »

Silicon Interposer vs Organic Interposer vs Glass Interposer: Which Is Best?

Read More »

2.5D vs 3D Packaging: What Is the Difference?

Read More »

VQFN Package: What It Is, Sizes, Price & PCB Design

Read More »

QFN vs QFP: What Is the Difference and Which Package Should You Choose?

Read More »

Get Price for ASIC Design Services

Get Price for IC Packaging

Find the Right Semiconductor Partner

Tell us what you're building and we'll recommend qualified vendors for your project.

  • ASIC Design Services
  • Verification
  • Packaging & Wafer
  • Semiconductor IP

Work Email

Get Free Recommendations

Free • No obligation • Response within 24 hours Get Price Offers From ASIC Design Houses Wafer Foundries Chip Packaging

IC Testing

IP Core Vendors

FPGA Design

Featured Vendor

CoreHW

Welcome New Vendors

  • TOPPAN Technical Design Center
  • Digicomm Semiconductor
  • Tekmos
  • BitSim Now
  • AnaBatIC Semiconductor

Recent Posts

  • GlobalFoundries Wins $2 Billion TSMC CoWoS Interposer Deal, Expanding U.S. Advanced Packaging Supply
  • ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools
  • Xiphera launches nQrux® Root of Trust with Post-Quantum Cryptography
  • MPW Run: Cost, Schedule & Booking Tool
  • TSMC MPW: CyberShuttle, Cost, Schedule & Access
  • High-end packaging: a market set to nearly quintuple by 2031

Most Popular Blog Posts

  • Semiconductor Manufacturing Cost Breakdown | Wafer, Packaging, Test & ASIC Cost Factors
  • TSMC and Sony Plan Image Sensor Joint Venture in Japan
  • Semiconductor Design and Verification Services | ASIC, SoC & IC Development Partners
  • ASIC Design Services for Startups | From Idea to Silicon
  • Custom ASIC Solutions | Find ASIC Design & Turnkey Chip Development Partners

Tools

  • ASIC Price Calculator
  • IC Packages Price Calculator
  • Die Per Wafer Calculator
  • Bonding Diagram Tool
  • CPU IP Core Search Engine
  • Find Consultants

We are using cookies to give you the best experience on our website. You can find out more about which cookies we are using or switch them off in settings. Accept

Reject

Close GDPR Cookie Settings

Privacy Overview

Strictly Necessary Cookies 3rd Party Cookies

Privacy Overview

This website uses cookies so that we can provide you with the best user experience possible. Cookie information is stored in your browser and performs functions such as recognising you when you return to our website and helping our team to understand which sections of the website you find most interesting and useful.

Strictly Necessary Cookies

Strictly Necessary Cookie should be enabled at all times so that we can save your preferences for cookie settings. Enable or Disable Cookies

Enabled

Disabled

3rd Party Cookies This website uses Google Analytics to collect anonymous information such as the number of visitors to the site, and the most popular pages. Keeping this cookie enabled helps us to improve our website. Enable or Disable Cookies

Enabled

Disabled

Enable All Reject All

Sourced 2026-10-11