Startups

anysilicon.com

Electrical Engineer – ASIC Applications and LDA Development

<meta name="twitter:description" content="{"overview":"Bright Silicon Technologies (BST) is seeking an experienced Electrical Engineer to lead the specification, qualification, and integration of" /> You are using an outdated browser. Please upgrade your browser or activate Google Chrome Frame to improve your experience. 14 Views Electrical Engineer – ASIC Applications and LDA Development

Join Job Mailing List

Published Date: October 12, 2026

Apply

Bright Silicon Technologies, 6920 Koll Center Parkway, Pleasanton, CA 94566

Job Description

Bright Silicon Technologies (BST) is seeking an experienced Electrical Engineer to lead the specification, qualification, and integration of custom silicon for their Lightfield Directing Array (LDA) technology. This role involves developing test systems and characterizing mixed-signal ASICs to support applications in optical communications and light control.

Responsibilities

  • Lead the development of electronics and PCBAs for testing and qualification of custom ASICs for LDA applications.
  • Work with mixed-signal ASICs, high-voltage electronics, digital systems, and embedded MCUs.
  • Develop test plans, create schematics and PCB layouts, and validate hardware for silicon from the foundry.
  • Characterize MEMS actuation and position sensing ICs and conduct reliability testing.
  • Define requirements for custom ICs to enhance performance and efficiency in LDA systems.
  • Manage product lifecycle and troubleshoot field issues to ensure compliance with product requirements.
  • Collaborate with cross-functional teams to integrate hardware and software solutions.
  • Source components and manage vendor relationships.
  • Prepare technical documentation for internal and external use. Qualifications:
  • Bachelor’s degree in Electrical Engineering or related field, or equivalent experience.
  • At least five years of relevant work experience. Skills:
  • Full-stack PCB design experience including specifications, design, and integration.
  • Proficiency with ECAD tools like Altium, Allegro/OrCAD, or KiCad.
  • Experience with electronic test equipment and troubleshooting.
  • Familiarity with scripting languages such as Python or MATLAB.
  • Strong communication skills and experience with cross-functional teams.
  • Proactive in identifying technical risks and managing dependencies.
  • Attention to detail and a systems perspective.

Recent Stories

How to Choose the Right Arm CPU Core for ASIC

Read More »

MPW Run: Cost, Schedule & Booking Tool

Read More »

TSMC MPW: CyberShuttle, Cost, Schedule & Access

Read More »

High-end packaging: a market set to nearly quintuple by 2031

Read More »

IC Prototype Packaging: Options, Cost & Suppliers

Read More »

Silicon Interposer vs Organic Interposer vs Glass Interposer: Which Is Best?

Read More »

2.5D vs 3D Packaging: What Is the Difference?

Read More »

VQFN Package: What It Is, Sizes, Price & PCB Design

Read More »

Get Price for ASIC Design Services

Get Price for IC Packaging

Find the Right Semiconductor Partner

Tell us what you're building and we'll recommend qualified vendors for your project.

  • ASIC Design Services
  • Verification
  • Packaging & Wafer
  • Semiconductor IP

Work Email

Get Free Recommendations

Free • No obligation • Response within 24 hours Get Price Offers From ASIC Design Houses Wafer Foundries Chip Packaging

IC Testing

IP Core Vendors

FPGA Design

Featured Vendor

DA-Integrated

Welcome New Vendors

  • VConnecTech Systems
  • TOPPAN Technical Design Center
  • Digicomm Semiconductor
  • Tekmos
  • BitSim Now

Recent Posts

  • GlobalFoundries Wins $2 Billion TSMC CoWoS Interposer Deal, Expanding U.S. Advanced Packaging Supply
  • ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools
  • Xiphera launches nQrux® Root of Trust with Post-Quantum Cryptography
  • How to Choose the Right Arm CPU Core for ASIC
  • MPW Run: Cost, Schedule & Booking Tool
  • TSMC MPW: CyberShuttle, Cost, Schedule & Access

Most Popular Blog Posts

  • Semiconductor Manufacturing Cost Breakdown | Wafer, Packaging, Test & ASIC Cost Factors
  • TSMC and Sony Plan Image Sensor Joint Venture in Japan
  • Semiconductor Design and Verification Services | ASIC, SoC & IC Development Partners
  • ASIC Design Services for Startups | From Idea to Silicon
  • Custom ASIC Solutions | Find ASIC Design & Turnkey Chip Development Partners

Tools

  • ASIC Price Calculator
  • IC Packages Price Calculator
  • Die Per Wafer Calculator
  • Bonding Diagram Tool
  • CPU IP Core Search Engine
  • Find Consultants

We are using cookies to give you the best experience on our website. You can find out more about which cookies we are using or switch them off in settings. Accept

Reject

Close GDPR Cookie Settings

Privacy Overview

Strictly Necessary Cookies 3rd Party Cookies

Privacy Overview

This website uses cookies so that we can provide you with the best user experience possible. Cookie information is stored in your browser and performs functions such as recognising you when you return to our website and helping our team to understand which sections of the website you find most interesting and useful.

Strictly Necessary Cookies

Strictly Necessary Cookie should be enabled at all times so that we can save your preferences for cookie settings. Enable or Disable Cookies

Enabled

Disabled

3rd Party Cookies This website uses Google Analytics to collect anonymous information such as the number of visitors to the site, and the most popular pages. Keeping this cookie enabled helps us to improve our website. Enable or Disable Cookies

Enabled

Disabled

Enable All Reject All

Sourced 2026-10-12