ASIC & FPGA Design Engineer - E2 - AnySilicon <meta name="twitter:description" content="{"overview":"Lockheed Martin is seeking a Mid Career Firmware Engineer (FPGA Design) to join their team in Syracuse, NY. The company values innovation," /> You are using an outdated browser. Please upgrade your browser or activate Google Chrome Frame to improve your experience. 27 Views ASIC & FPGA Design Engineer – E2
Join Job Mailing List
Published Date: October 10, 2026
Apply
Lockheed Martin, Liverpool, NY
Job Description
Lockheed Martin is seeking a Mid Career Firmware Engineer (FPGA Design) to join their team in Syracuse, NY. The company values innovation, integrity, and a collaborative work environment, offering a flexible schedule to promote work-life balance. The role involves designing and implementing FPGA firmware architecture and custom digital board designs, with a focus on digital signal processing and high-speed communications.
Responsibilities
- Perform complex FPGA firmware architecture and custom digital board designs.
- Design digital signal processing, messaging, control, and high-speed communications.
- Interface and collaborate with program leadership and teammates regularly.
- Estimate, break down, and plan work for the firmware team.
- Develop, design, verify, and document ASIC and FPGA development.
- Determine architecture design, logic design, and system simulation.
- Analyze all aspects from high-level design to synthesis, place and route, and timing and power utilization. Qualifications:
- Bachelor's degree in an engineering discipline (Mechanical, Electrical, or Computer Engineering).
- 2 to 5 years of professional experience in FPGA architecture and design.
- Technical expertise to implement designs with minimal direction. Skills:
- Strong knowledge of Xilinx, Intel, or Microsemi FPGA devices and their application environments.
- Excellent oral, written, and presentation skills.
- Ability to manage multiple tasks simultaneously and guide major program completions.
- Extensive VHDL firmware programming capability on FPGA devices.
- Experience with Xilinx Vivado, Intel Quartus, or Microsemi Libero development platforms.
- Familiarity with Mentor Questa HDL simulator and UVM verification techniques.
- Experience with MATLAB modeling, Nvidia CUDA, OpenCL, Simulink HDL Coder, and Xilinx System Generator is a plus.
Recent Stories
MPW Run: Cost, Schedule & Booking Tool
Read More »
TSMC MPW: CyberShuttle, Cost, Schedule & Access
Read More »
High-end packaging: a market set to nearly quintuple by 2031
Read More »
IC Prototype Packaging: Options, Cost & Suppliers
Read More »
Silicon Interposer vs Organic Interposer vs Glass Interposer: Which Is Best?
Read More »
2.5D vs 3D Packaging: What Is the Difference?
Read More »
VQFN Package: What It Is, Sizes, Price & PCB Design
Read More »
QFN vs QFP: What Is the Difference and Which Package Should You Choose?
Read More »
Get Price for ASIC Design Services
Get Price for IC Packaging
Find the Right Semiconductor Partner
Tell us what you're building and we'll recommend qualified vendors for your project.
- ASIC Design Services
- Verification
- Packaging & Wafer
- Semiconductor IP
Work Email
Get Free Recommendations
Free • No obligation • Response within 24 hours Get Price Offers From ASIC Design Houses Wafer Foundries Chip Packaging
IC Testing
IP Core Vendors
FPGA Design
Featured Vendor
RoodMicrotec
Welcome New Vendors
- TOPPAN Technical Design Center
- Digicomm Semiconductor
- Tekmos
- BitSim Now
- AnaBatIC Semiconductor
Recent Posts
- GlobalFoundries Wins $2 Billion TSMC CoWoS Interposer Deal, Expanding U.S. Advanced Packaging Supply
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools
- Xiphera launches nQrux® Root of Trust with Post-Quantum Cryptography
- MPW Run: Cost, Schedule & Booking Tool
- TSMC MPW: CyberShuttle, Cost, Schedule & Access
- High-end packaging: a market set to nearly quintuple by 2031
Most Popular Blog Posts
- Semiconductor Manufacturing Cost Breakdown | Wafer, Packaging, Test & ASIC Cost Factors
- TSMC and Sony Plan Image Sensor Joint Venture in Japan
- Semiconductor Design and Verification Services | ASIC, SoC & IC Development Partners
- ASIC Design Services for Startups | From Idea to Silicon
- Custom ASIC Solutions | Find ASIC Design & Turnkey Chip Development Partners
Tools
- ASIC Price Calculator
- IC Packages Price Calculator
- Die Per Wafer Calculator
- Bonding Diagram Tool
- CPU IP Core Search Engine
- Find Consultants
We are using cookies to give you the best experience on our website. You can find out more about which cookies we are using or switch them off in settings. Accept
Reject
Close GDPR Cookie Settings
Privacy Overview
Strictly Necessary Cookies 3rd Party Cookies
Privacy Overview
This website uses cookies so that we can provide you with the best user experience possible. Cookie information is stored in your browser and performs functions such as recognising you when you return to our website and helping our team to understand which sections of the website you find most interesting and useful.
Strictly Necessary Cookies
Strictly Necessary Cookie should be enabled at all times so that we can save your preferences for cookie settings. Enable or Disable Cookies
Enabled
Disabled
3rd Party Cookies This website uses Google Analytics to collect anonymous information such as the number of visitors to the site, and the most popular pages. Keeping this cookie enabled helps us to improve our website. Enable or Disable Cookies
Enabled
Disabled
Enable All Reject All