<meta name="twitter:description" content="{"overview":"Amazon Leo is developing a low Earth orbit satellite network aimed at providing reliable internet connectivity to underserved areas. The role" /> You are using an outdated browser. Please upgrade your browser or activate Google Chrome Frame to improve your experience. 27 Views ASIC Design Verification Engineer, Amazon Leo
Join Job Mailing List
Published Date: October 09, 2026
Apply
Amazon Kuiper Manufacturing Enterprises LLC, San Diego, CA
Job Description
Amazon Leo is developing a low Earth orbit satellite network aimed at providing reliable internet connectivity to underserved areas. The role involves working on digital chip SOCs for communication systems, focusing on innovative wireless solutions without legacy constraints.
Responsibilities
- Implement a verification environment for testing RTL against reference Matlab/C models.
- Develop detailed test plans, write tests, run regressions, and report progress.
- Write tests in C/C++ for execution on embedded CPUs.
- Develop tests for FPGA and emulation platforms.
- Conduct formal verification of complex blocks to ensure functional correctness.
- Collaborate with design and communication systems teams for system-level verification using UVM, System C, and DPI-C.
- Create a highly automated environment for running regressions and maintaining database organization. Qualifications:
- Bachelor's degree in Electrical Engineering or a related field.
- 5 years of experience with UVM, C, System C, and scripting.
- 5 years of verification experience, preferably in communication systems. Skills:
- Master's or Ph.D. in Electrical/Communications Engineering (preferred).
- 7 years in digital verification, preferably in communication systems (preferred).
- Familiarity with Matlab and modem design verification (preferred).
- Experience in System C or Matlab model development or DV integration (preferred).
- Knowledge of formal verification techniques (preferred).
- Strong written and verbal communication skills.
Recent Stories
MPW Run: Cost, Schedule & Booking Tool
Read More »
TSMC MPW: CyberShuttle, Cost, Schedule & Access
Read More »
High-end packaging: a market set to nearly quintuple by 2031
Read More »
IC Prototype Packaging: Options, Cost & Suppliers
Read More »
Silicon Interposer vs Organic Interposer vs Glass Interposer: Which Is Best?
Read More »
2.5D vs 3D Packaging: What Is the Difference?
Read More »
VQFN Package: What It Is, Sizes, Price & PCB Design
Read More »
QFN vs QFP: What Is the Difference and Which Package Should You Choose?
Read More »
Get Price for ASIC Design Services
Get Price for IC Packaging
Find the Right Semiconductor Partner
Tell us what you're building and we'll recommend qualified vendors for your project.
- ASIC Design Services
- Verification
- Packaging & Wafer
- Semiconductor IP
Work Email
Get Free Recommendations
Free • No obligation • Response within 24 hours Get Price Offers From ASIC Design Houses Wafer Foundries Chip Packaging
IC Testing
IP Core Vendors
FPGA Design
Featured Vendor
Atek Midas
Welcome New Vendors
- TOPPAN Technical Design Center
- Digicomm Semiconductor
- Tekmos
- BitSim Now
- AnaBatIC Semiconductor
Recent Posts
- GlobalFoundries Wins $2 Billion TSMC CoWoS Interposer Deal, Expanding U.S. Advanced Packaging Supply
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools
- Xiphera launches nQrux® Root of Trust with Post-Quantum Cryptography
- MPW Run: Cost, Schedule & Booking Tool
- TSMC MPW: CyberShuttle, Cost, Schedule & Access
- High-end packaging: a market set to nearly quintuple by 2031
Most Popular Blog Posts
- Semiconductor Manufacturing Cost Breakdown | Wafer, Packaging, Test & ASIC Cost Factors
- TSMC and Sony Plan Image Sensor Joint Venture in Japan
- Semiconductor Design and Verification Services | ASIC, SoC & IC Development Partners
- ASIC Design Services for Startups | From Idea to Silicon
- Custom ASIC Solutions | Find ASIC Design & Turnkey Chip Development Partners
Tools
- ASIC Price Calculator
- IC Packages Price Calculator
- Die Per Wafer Calculator
- Bonding Diagram Tool
- CPU IP Core Search Engine
- Find Consultants
We are using cookies to give you the best experience on our website. You can find out more about which cookies we are using or switch them off in settings. Accept
Reject
Close GDPR Cookie Settings
Privacy Overview
Strictly Necessary Cookies 3rd Party Cookies
Privacy Overview
This website uses cookies so that we can provide you with the best user experience possible. Cookie information is stored in your browser and performs functions such as recognising you when you return to our website and helping our team to understand which sections of the website you find most interesting and useful.
Strictly Necessary Cookies
Strictly Necessary Cookie should be enabled at all times so that we can save your preferences for cookie settings. Enable or Disable Cookies
Enabled
Disabled
3rd Party Cookies This website uses Google Analytics to collect anonymous information such as the number of visitors to the site, and the most popular pages. Keeping this cookie enabled helps us to improve our website. Enable or Disable Cookies
Enabled
Disabled
Enable All Reject All