Startups

anysilicon.com

ASIC Design and Integration Engineer – Silicon Security

You are using an outdated browser. Please upgrade your browser or activate Google Chrome Frame to improve your experience. 40 Views ASIC Design and Integration Engineer – Silicon Security

Join Job Mailing List

Published Date: September 22, 2026

Apply

Apple, Cupertino, CA

Job Description

Apple's Silicon Security team is seeking an ASIC Design Engineer to develop secure subsystems that safeguard the Apple SoC. This role involves designing advanced hardware defenses against side channel attacks, ensuring the protection of sensitive customer data across Apple products.

Responsibilities

  • Architect and design cutting-edge security features in collaboration with Platform Architecture and Design Verification teams.
  • Integrate security IPs into secure subsystems, ensuring compliance with timing, performance, and security standards.
  • Resolve integration issues across multiple IP blocks and coordinate with IP owners regarding interface and functionality.
  • Drive front-end quality flows from RTL to netlist, including hands-on work with Lint, CDC/RDC analysis, UPF development, timing, and synthesis.
  • Utilize AI-assisted tools to improve design quality and productivity. Qualifications:
  • BS in Electrical Engineering, Computer Engineering, or a relevant field.
  • 0 years of experience. Skills:
  • RTL design experience using Verilog or SystemVerilog.
  • Experience with CDC and RDC analysis and verification.
  • Familiarity with low-power design techniques and UPF.
  • Solid understanding of digital design fundamentals including synthesis, timing closure, and design for testability.
  • Background in cryptography and cryptographic algorithm implementation.
  • Knowledge of hardware security concepts including key management and physical attack countermeasures.
  • Experience with clock and reset architecture at the subsystem level.
  • Strong knowledge of AMBA bus protocols (AXI, AHB, APB).

Recent Stories

Hire ASIC Verification Engineers

Read More »

Hire Physical Design Engineers | RTL-to-GDSII & P&R Contractors

Read More »

Hire ASIC Design Engineers

Read More »

Hire Analog Layout Designers

Read More »

Hire Analog & Mixed-Signal IC Designers

Read More »

CEO Talk: Kazushige Koshika, President of TOPPAN Technical Design Center Inc.

Read More »

Digital Isolator & Isolated Interface IC Alternatives

Read More »

High-Voltage DC/DC Converter ICs: 40V, 60V, 80V & 100V Alternatives

Read More »

Get Price for ASIC Design Services

Get Price for IC Packaging

Find the Right Semiconductor Partner

Tell us what you're building and we'll recommend qualified vendors for your project.

  • ASIC Design Services
  • Verification
  • Packaging & Wafer
  • Semiconductor IP

Work Email

Get Free Recommendations

Free • No obligation • Response within 24 hours Get Price Offers From ASIC Design Houses Wafer Foundries Chip Packaging

IC Testing

IP Core Vendors

FPGA Design

Featured Vendor

Bruco Integrated Circuits

Welcome New Vendors

  • TOPPAN Technical Design Center
  • Digicomm Semiconductor
  • Tekmos
  • BitSim Now
  • AnaBatIC Semiconductor

Recent Posts

  • Sofics Extends Interface Voltage Options in TSMC FinFET and Nanosheet Technologies
  • Synopsys and TSMC Partner to Accelerate AI Systems Innovation with Agentic AI and Advanced Design
  • TES Electronic Solutions Introduces an Over-Voltage Lockout IP for the Protection of Battery-Powered Systems in X-FAB’s XT018 – 0.18µm BCD-on-SOI Technology.
  • Hire ASIC Verification Engineers
  • Hire Physical Design Engineers | RTL-to-GDSII & P&R Contractors
  • Hire ASIC Design Engineers

Most Popular Blog Posts

  • Semiconductor Manufacturing Cost Breakdown | Wafer, Packaging, Test & ASIC Cost Factors
  • TSMC and Sony Plan Image Sensor Joint Venture in Japan
  • Semiconductor Design and Verification Services | ASIC, SoC & IC Development Partners
  • TO-247 Package: Complete Guide for TO-247
  • ASIC Design Services for Startups | From Idea to Silicon

Tools

  • ASIC Price Calculator
  • IC Packages Price Calculator
  • Die Per Wafer Calculator
  • Bonding Diagram Tool
  • CPU IP Core Search Engine
  • Find Consultants

We are using cookies to give you the best experience on our website. You can find out more about which cookies we are using or switch them off in settings. Accept

Reject

Close GDPR Cookie Settings

Privacy Overview

Strictly Necessary Cookies 3rd Party Cookies

Privacy Overview

This website uses cookies so that we can provide you with the best user experience possible. Cookie information is stored in your browser and performs functions such as recognising you when you return to our website and helping our team to understand which sections of the website you find most interesting and useful.

Strictly Necessary Cookies

Strictly Necessary Cookie should be enabled at all times so that we can save your preferences for cookie settings. Enable or Disable Cookies

Enabled

Disabled

3rd Party Cookies This website uses Google Analytics to collect anonymous information such as the number of visitors to the site, and the most popular pages. Keeping this cookie enabled helps us to improve our website. Enable or Disable Cookies

Enabled

Disabled

Enable All Reject All

Sourced 2026-09-26