Staff Digital Design Engineer - AnySilicon
<meta name="twitter:description" content="{"overview":"Analog Devices, Inc. (ADI) is a leading global semiconductor company focused on bridging the physical and digital worlds. With a revenue" /> You are using an outdated browser. Please upgrade your browser or activate Google Chrome Frame to improve your experience. 6 Views Staff Digital Design Engineer
Join Job Mailing List
Published Date: October 10, 2026
Apply
Analog Devices, Durham, NC
Job Description
Analog Devices, Inc. (ADI) is a leading global semiconductor company focused on bridging the physical and digital worlds. With a revenue exceeding $11 billion in FY25, ADI develops innovative solutions that address climate change, enhance connectivity, and advance automation across various sectors, including healthcare and data centers. The company is seeking a Staff Digital Design Engineer to lead complex ASIC design projects within its Digital Business Unit.
Responsibilities
- Define and develop system-level architectures and microarchitectures for complex digital ASIC designs.
- Design synthesizable SystemVerilog RTL for functions such as arithmetic DSP, algorithm accelerators, and memory controllers.
- Lead design simulation, debug, integration, and technical reviews for digital design projects.
- Define constraints and drive synthesis, static timing analysis, and related implementation flows using CAD tools.
- Collaborate with physical design engineers and monitor IC layout progress.
- Work with system engineers to translate customer specifications into design requirements.
- Collaborate with firmware and API engineers to define logic configurations and debug strategies.
- Guide methodology improvements and best practices across the organization.
- Influence product direction and technical roadmaps through engineering judgment.
- Mentor engineers and lead small technical teams. Qualifications:
- Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field; Master's degree or PhD preferred.
- 8-12 years of relevant digital design experience, particularly in ASIC development.
- Proven success in delivering digital designs through architecture, RTL implementation, verification, and physical design collaboration. Skills:
- Deep experience in ASIC and RTL design, particularly with synthesizable SystemVerilog RTL.
- Expertise in defining and implementing complex digital system architectures.
- Hands-on experience with design and signoff flows, including simulation, synthesis, and timing analysis.
- Demonstrated technical leadership and ability to guide engineering teams.
- Multi-domain expertise in digital design and hardware-software interaction.
- Authority in digital design methodologies to improve quality and efficiency.
- Strong communication skills for cross-functional collaboration.
Recent Stories
MPW Run: Cost, Schedule & Booking Tool
Read More »
TSMC MPW: CyberShuttle, Cost, Schedule & Access
Read More »
High-end packaging: a market set to nearly quintuple by 2031
Read More »
IC Prototype Packaging: Options, Cost & Suppliers
Read More »
Silicon Interposer vs Organic Interposer vs Glass Interposer: Which Is Best?
Read More »
2.5D vs 3D Packaging: What Is the Difference?
Read More »
VQFN Package: What It Is, Sizes, Price & PCB Design
Read More »
QFN vs QFP: What Is the Difference and Which Package Should You Choose?
Read More »
Get Price for ASIC Design Services
Get Price for IC Packaging
Find the Right Semiconductor Partner
Tell us what you're building and we'll recommend qualified vendors for your project.
- ASIC Design Services
- Verification
- Packaging & Wafer
- Semiconductor IP
Work Email
Get Free Recommendations
Free • No obligation • Response within 24 hours Get Price Offers From ASIC Design Houses Wafer Foundries Chip Packaging
IC Testing
IP Core Vendors
FPGA Design
Featured Vendor
BTA Design Services
Welcome New Vendors
- TOPPAN Technical Design Center
- Digicomm Semiconductor
- Tekmos
- BitSim Now
- AnaBatIC Semiconductor
Recent Posts
- GlobalFoundries Wins $2 Billion TSMC CoWoS Interposer Deal, Expanding U.S. Advanced Packaging Supply
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools
- Xiphera launches nQrux® Root of Trust with Post-Quantum Cryptography
- MPW Run: Cost, Schedule & Booking Tool
- TSMC MPW: CyberShuttle, Cost, Schedule & Access
- High-end packaging: a market set to nearly quintuple by 2031
Most Popular Blog Posts
- Semiconductor Manufacturing Cost Breakdown | Wafer, Packaging, Test & ASIC Cost Factors
- TSMC and Sony Plan Image Sensor Joint Venture in Japan
- Semiconductor Design and Verification Services | ASIC, SoC & IC Development Partners
- ASIC Design Services for Startups | From Idea to Silicon
- Custom ASIC Solutions | Find ASIC Design & Turnkey Chip Development Partners
Tools
- ASIC Price Calculator
- IC Packages Price Calculator
- Die Per Wafer Calculator
- Bonding Diagram Tool
- CPU IP Core Search Engine
- Find Consultants
We are using cookies to give you the best experience on our website. You can find out more about which cookies we are using or switch them off in settings. Accept
Reject
Close GDPR Cookie Settings
Privacy Overview
Strictly Necessary Cookies 3rd Party Cookies
Privacy Overview
This website uses cookies so that we can provide you with the best user experience possible. Cookie information is stored in your browser and performs functions such as recognising you when you return to our website and helping our team to understand which sections of the website you find most interesting and useful.
Strictly Necessary Cookies
Strictly Necessary Cookie should be enabled at all times so that we can save your preferences for cookie settings. Enable or Disable Cookies
Enabled
Disabled
3rd Party Cookies This website uses Google Analytics to collect anonymous information such as the number of visitors to the site, and the most popular pages. Keeping this cookie enabled helps us to improve our website. Enable or Disable Cookies
Enabled
Disabled
Enable All Reject All