Staff ASIC STA Engineer - AnySilicon
<meta name="twitter:description" content="{"overview":"Tensordyne is an innovative AI system solution company focused on developing high-performance, low-power generative AI inference systems. With" /> You are using an outdated browser. Please upgrade your browser or activate Google Chrome Frame to improve your experience. 38 Views Staff ASIC STA Engineer
Join Job Mailing List
Published Date: October 06, 2026
Apply
Tensordyne, Sunnyvale, CA
Job Description
Tensordyne is an innovative AI system solution company focused on developing high-performance, low-power generative AI inference systems. With headquarters in Sunnyvale, CA, and Munich, Germany, and a remote workforce across North America and Europe, Tensordyne is committed to creating custom silicon, hardware, and software to accelerate multimodal generative AI inference at scale. The company values its employees, offering comprehensive benefits and a supportive work environment to foster creativity and innovation in AI technology.
Responsibilities
- Lead ASIC physical STA design and engineering workflow development for generative AI inference products.
- Guide and assist colleagues in improving frontend physical design related to STA at both block and full-chip levels.
- Drive optimization, implementation, and timing exploration workflows for full ASIC chip STA flow.
- Innovate and improve scalable, reliable, high-performance systems and tools for next-generation products.
- Collaborate closely with ASIC team members to enhance design and verification workflows. Qualifications:
- 10 years of hands-on ASIC engineering experience with VLSI/SoC chip physical design workflows.
- Deep knowledge of EDA tools like Cadence/Synopsys PrimeTime/Tempus and clock methodology.
- Experience in writing SDCs for high-speed IP interfaces such as PCIe and SerDes.
- Ability to lead backend design teams and address STA timing issues, clock trees, and timing ECO generation.
- Understanding of Genus/Innovus tool usage for STA analysis.
- Bachelor's or Master's degree in Computer Science, Computer Engineering, Electrical Engineering, or a related field. Skills:
- Strong analytical, written, and verbal communication skills.
- Ability to collaborate effectively within a global engineering team.
- Expertise in physical design knowledge for STA analysis.
- Proficiency in developing hierarchical constraints and timing closure processes.
Recent Stories
High-end packaging: a market set to nearly quintuple by 2031
Read More »
IC Prototype Packaging: Options, Cost & Suppliers
Read More »
Silicon Interposer vs Organic Interposer vs Glass Interposer: Which Is Best?
Read More »
2.5D vs 3D Packaging: What Is the Difference?
Read More »
VQFN Package: What It Is, Sizes, Price & PCB Design
Read More »
QFN vs QFP: What Is the Difference and Which Package Should You Choose?
Read More »
BGA Packaging Services – Find BGA Assembly Companies
Read More »
QFN Packaging Services – Find a QFN Assembly Company
Read More »
Get Price for ASIC Design Services
Get Price for IC Packaging
Find the Right Semiconductor Partner
Tell us what you're building and we'll recommend qualified vendors for your project.
- ASIC Design Services
- Verification
- Packaging & Wafer
- Semiconductor IP
Work Email
Get Free Recommendations
Free • No obligation • Response within 24 hours Get Price Offers From ASIC Design Houses Wafer Foundries Chip Packaging
IC Testing
IP Core Vendors
FPGA Design
Featured Vendor
ICsense
Welcome New Vendors
- TOPPAN Technical Design Center
- Digicomm Semiconductor
- Tekmos
- BitSim Now
- AnaBatIC Semiconductor
Recent Posts
- Year-to-Date Global Semiconductor Sales Top $1 Trillion Through August
- ICsense reports 30% revenue growth as demand for independent custom IC supply accelerates
- OpenAI and Synopsys Announce GPT-Synopsys: Frontier Intelligence to Revolutionize Chip Design
- High-end packaging: a market set to nearly quintuple by 2031
- IC Prototype Packaging: Options, Cost & Suppliers
- Silicon Interposer vs Organic Interposer vs Glass Interposer: Which Is Best?
Most Popular Blog Posts
- Semiconductor Manufacturing Cost Breakdown | Wafer, Packaging, Test & ASIC Cost Factors
- TSMC and Sony Plan Image Sensor Joint Venture in Japan
- Semiconductor Design and Verification Services | ASIC, SoC & IC Development Partners
- ASIC Design Services for Startups | From Idea to Silicon
- Custom ASIC Solutions | Find ASIC Design & Turnkey Chip Development Partners
Tools
- ASIC Price Calculator
- IC Packages Price Calculator
- Die Per Wafer Calculator
- Bonding Diagram Tool
- CPU IP Core Search Engine
- Find Consultants
We are using cookies to give you the best experience on our website. You can find out more about which cookies we are using or switch them off in settings. Accept
Reject
Close GDPR Cookie Settings
Privacy Overview
Strictly Necessary Cookies 3rd Party Cookies
Privacy Overview
This website uses cookies so that we can provide you with the best user experience possible. Cookie information is stored in your browser and performs functions such as recognising you when you return to our website and helping our team to understand which sections of the website you find most interesting and useful.
Strictly Necessary Cookies
Strictly Necessary Cookie should be enabled at all times so that we can save your preferences for cookie settings. Enable or Disable Cookies
Enabled
Disabled
3rd Party Cookies This website uses Google Analytics to collect anonymous information such as the number of visitors to the site, and the most popular pages. Keeping this cookie enabled helps us to improve our website. Enable or Disable Cookies
Enabled
Disabled
Enable All Reject All