<meta name="twitter:description" content="{"overview":"Qualcomm Technologies, Inc. is seeking a Senior ASIC Design Engineer to join its Engineering Group, specifically within the ASICS Engineering" /> You are using an outdated browser. Please upgrade your browser or activate Google Chrome Frame to improve your experience. 5 Views Next Gen, High-Speed, Memory and Cache Controller Design Engineer
Join Job Mailing List
Published Date: October 09, 2026
Apply
Qualcomm, San Diego, CA
Job Description
Qualcomm Technologies, Inc. is seeking a Senior ASIC Design Engineer to join its Engineering Group, specifically within the ASICS Engineering team. This role focuses on the design and development of high-speed memory controllers for next-generation products, contributing to Qualcomm's mission of driving innovation in communication and data processing.
Responsibilities
- Define, model, design, optimize, verify, validate, implement, and document IP development for high-performance products.
- Work on architecture, design (RTL coding), and deployment of high-speed memory systems into QCT products.
- Develop architecture and design specifications and drive micro-architecture of logic design.
- Implement and deliver RTL, collaborating with verification engineers to ensure high-quality designs.
- Debug designs and provide support during integration into the chip.
- Conduct synthesis, timing closure, physical design support, gate level simulations, and power analysis.
- Contribute to the improvement of design methodology to enhance productivity and quality. Qualifications:
- Bachelor's or Master's degree in Science, Engineering, or a related field.
- 3 years of experience in ASIC design or related areas, or recent graduates are also encouraged to apply. Skills:
- Experience with LPDDR memory and cache controller design.
- Familiarity with NoC based architectures and front-end interfacing to CPU, DSP, and multimedia processors.
- Exposure to HBM memory type designs.
- Knowledge of on-chip tightly coupled SRAM & L3 cache controller architecture/design.
- Experience with x86 or ARM CPU/bus architectures.
- Understanding of memory transaction ordering and methods to enforce proper ordering according to ISA architecture specifications.
Recent Stories
MPW Run: Cost, Schedule & Booking Tool
Read More »
TSMC MPW: CyberShuttle, Cost, Schedule & Access
Read More »
High-end packaging: a market set to nearly quintuple by 2031
Read More »
IC Prototype Packaging: Options, Cost & Suppliers
Read More »
Silicon Interposer vs Organic Interposer vs Glass Interposer: Which Is Best?
Read More »
2.5D vs 3D Packaging: What Is the Difference?
Read More »
VQFN Package: What It Is, Sizes, Price & PCB Design
Read More »
QFN vs QFP: What Is the Difference and Which Package Should You Choose?
Read More »
Get Price for ASIC Design Services
Get Price for IC Packaging
Find the Right Semiconductor Partner
Tell us what you're building and we'll recommend qualified vendors for your project.
- ASIC Design Services
- Verification
- Packaging & Wafer
- Semiconductor IP
Work Email
Get Free Recommendations
Free • No obligation • Response within 24 hours Get Price Offers From ASIC Design Houses Wafer Foundries Chip Packaging
IC Testing
IP Core Vendors
FPGA Design
Featured Vendor
RFIC Solutions
Welcome New Vendors
- TOPPAN Technical Design Center
- Digicomm Semiconductor
- Tekmos
- BitSim Now
- AnaBatIC Semiconductor
Recent Posts
- GlobalFoundries Wins $2 Billion TSMC CoWoS Interposer Deal, Expanding U.S. Advanced Packaging Supply
- ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools
- Xiphera launches nQrux® Root of Trust with Post-Quantum Cryptography
- MPW Run: Cost, Schedule & Booking Tool
- TSMC MPW: CyberShuttle, Cost, Schedule & Access
- High-end packaging: a market set to nearly quintuple by 2031
Most Popular Blog Posts
- Semiconductor Manufacturing Cost Breakdown | Wafer, Packaging, Test & ASIC Cost Factors
- TSMC and Sony Plan Image Sensor Joint Venture in Japan
- Semiconductor Design and Verification Services | ASIC, SoC & IC Development Partners
- ASIC Design Services for Startups | From Idea to Silicon
- Custom ASIC Solutions | Find ASIC Design & Turnkey Chip Development Partners
Tools
- ASIC Price Calculator
- IC Packages Price Calculator
- Die Per Wafer Calculator
- Bonding Diagram Tool
- CPU IP Core Search Engine
- Find Consultants
We are using cookies to give you the best experience on our website. You can find out more about which cookies we are using or switch them off in settings. Accept
Reject
Close GDPR Cookie Settings
Privacy Overview
Strictly Necessary Cookies 3rd Party Cookies
Privacy Overview
This website uses cookies so that we can provide you with the best user experience possible. Cookie information is stored in your browser and performs functions such as recognising you when you return to our website and helping our team to understand which sections of the website you find most interesting and useful.
Strictly Necessary Cookies
Strictly Necessary Cookie should be enabled at all times so that we can save your preferences for cookie settings. Enable or Disable Cookies
Enabled
Disabled
3rd Party Cookies This website uses Google Analytics to collect anonymous information such as the number of visitors to the site, and the most popular pages. Keeping this cookie enabled helps us to improve our website. Enable or Disable Cookies
Enabled
Disabled
Enable All Reject All