You are using an outdated browser. Please upgrade your browser or activate Google Chrome Frame to improve your experience. 37 Views ASIC SOC Methodology Design Engineer, AI Hardware
Join Job Mailing List
Published Date: September 22, 2026
Apply
Tesla, Austin, TX
Job Description
Join Tesla's AI Hardware team, a leader in artificial intelligence innovation, focusing on the development of advanced AI inference chips and the Dojo supercomputer system. This role is pivotal in enhancing Tesla's machine learning capabilities, powering technologies like Full Self-Driving and the Optimus robot. You will be responsible for developing EDA methodology flows for SOC design signoff, ensuring computational efficiency and performance in AI-driven automotive solutions.
Responsibilities
- Own RTL-to-PD integration and Spyglass lint sign-off flow, including filelist methodology and violation triage.
- Set up, run, and maintain Spyglass CDC sign-off flows, configure DFx mode, and drive fixes with design teams.
- Define and maintain RTL-to-SDC timing-constraint methodology across diverse IP blocks.
- Manage Spyglass RDC sign-off flows, perform reset-domain analysis, and introduce robust reset scenarios with verification teams.
- Lead Conformal LEC formal equivalence checking and conduct sign-off reviews.
- Automate and enhance methodology flows using TCL and Python scripting.
- Collaborate with RTL design, DFT, timing, and physical design groups to scale methodologies across the full SOC. Qualifications:
- Degree in Electrical Engineering, Computer Engineering, or equivalent experience.
- 2+ years of industry experience with digital design EDA tools.
- Hands-on experience with Spyglass, Conformal LEC, or equivalent tools.
- Understanding of clock domain crossings and synthesis fundamentals.
- Proficiency in TCL and/or Python scripting.
- Familiarity with SDC constraint development.
- Elementary understanding of DFx/DFT scan modes.
- Experience with Synopsys and Cadence EDA tool ecosystems.
- Exposure to RTL filelist management at SOC scale.
- Experience with physical design flows. Skills:
- Expertise in EDA tools like Spyglass and Conformal LEC.
- Strong scripting skills in TCL and Python.
- Knowledge of timing constraints and reset synchronization.
- Ability to collaborate effectively with cross-functional teams.
Recent Stories
Hire ASIC Verification Engineers
Read More »
Hire Physical Design Engineers | RTL-to-GDSII & P&R Contractors
Read More »
Hire ASIC Design Engineers
Read More »
Hire Analog Layout Designers
Read More »
Hire Analog & Mixed-Signal IC Designers
Read More »
CEO Talk: Kazushige Koshika, President of TOPPAN Technical Design Center Inc.
Read More »
Digital Isolator & Isolated Interface IC Alternatives
Read More »
High-Voltage DC/DC Converter ICs: 40V, 60V, 80V & 100V Alternatives
Read More »
Get Price for ASIC Design Services
Get Price for IC Packaging
Find the Right Semiconductor Partner
Tell us what you're building and we'll recommend qualified vendors for your project.
- ASIC Design Services
- Verification
- Packaging & Wafer
- Semiconductor IP
Work Email
Get Free Recommendations
Free • No obligation • Response within 24 hours Get Price Offers From ASIC Design Houses Wafer Foundries Chip Packaging
IC Testing
IP Core Vendors
FPGA Design
Featured Vendor
Neways Advanced Microsystems
Welcome New Vendors
- TOPPAN Technical Design Center
- Digicomm Semiconductor
- Tekmos
- BitSim Now
- AnaBatIC Semiconductor
Recent Posts
- Sofics Extends Interface Voltage Options in TSMC FinFET and Nanosheet Technologies
- Synopsys and TSMC Partner to Accelerate AI Systems Innovation with Agentic AI and Advanced Design
- TES Electronic Solutions Introduces an Over-Voltage Lockout IP for the Protection of Battery-Powered Systems in X-FAB’s XT018 – 0.18µm BCD-on-SOI Technology.
- Hire ASIC Verification Engineers
- Hire Physical Design Engineers | RTL-to-GDSII & P&R Contractors
- Hire ASIC Design Engineers
Most Popular Blog Posts
- Semiconductor Manufacturing Cost Breakdown | Wafer, Packaging, Test & ASIC Cost Factors
- TSMC and Sony Plan Image Sensor Joint Venture in Japan
- Semiconductor Design and Verification Services | ASIC, SoC & IC Development Partners
- TO-247 Package: Complete Guide for TO-247
- ASIC Design Services for Startups | From Idea to Silicon
Tools
- ASIC Price Calculator
- IC Packages Price Calculator
- Die Per Wafer Calculator
- Bonding Diagram Tool
- CPU IP Core Search Engine
- Find Consultants
We are using cookies to give you the best experience on our website. You can find out more about which cookies we are using or switch them off in settings. Accept
Reject
Close GDPR Cookie Settings
Privacy Overview
Strictly Necessary Cookies 3rd Party Cookies
Privacy Overview
This website uses cookies so that we can provide you with the best user experience possible. Cookie information is stored in your browser and performs functions such as recognising you when you return to our website and helping our team to understand which sections of the website you find most interesting and useful.
Strictly Necessary Cookies
Strictly Necessary Cookie should be enabled at all times so that we can save your preferences for cookie settings. Enable or Disable Cookies
Enabled
Disabled
3rd Party Cookies This website uses Google Analytics to collect anonymous information such as the number of visitors to the site, and the most popular pages. Keeping this cookie enabled helps us to improve our website. Enable or Disable Cookies
Enabled
Disabled
Enable All Reject All