Startups

anysilicon.com

ASIC Clocks Verification Engineer – New College Grad 2026

<meta name="twitter:description" content="{"overview":"NVIDIA is seeking an exceptional ASIC Clocks Verification Engineer to join its GPU clocks group, which is responsible for all aspects of GPU" /> You are using an outdated browser. Please upgrade your browser or activate Google Chrome Frame to improve your experience. 19 Views ASIC Clocks Verification Engineer – New College Grad 2026

Join Job Mailing List

Published Date: October 11, 2026

Apply

NVIDIA, Santa Clara, CA 95051

Job Description

NVIDIA is seeking an exceptional ASIC Clocks Verification Engineer to join its GPU clocks group, which is responsible for all aspects of GPU clocking. The role involves collaboration with various teams to ensure the design and verification of high-frequency clock structures, contributing to the evolution of modern AI and computing.

Responsibilities

  • Collaborate with architects, ASIC designers, and verification engineers to verify high-frequency clock structures.
  • Engage with multiple teams to design GPU clock structures that meet architectural constraints.
  • Utilize general verification principles to verify clock designs.
  • Deliver clock information to SOC verification, timing, and DFT teams.
  • Use Perl to enhance productivity across teams.
  • Work with software and product groups to debug GPU clock silicon bugs.
  • Design clocking structures to address sub-micron design challenges.
  • Identify and propose improvements to enhance efficiency in GPU clocking design. Qualifications:
  • Master’s degree in Electrical Engineering or equivalent experience.
  • Practical experience with SystemVerilog and Universal Verification Method (UVM).
  • Experience in Design Verification, Logic Design, and Logic Synthesis. Skills:
  • Strong coding skills in Python, Perl, or other industry-standard scripting languages.
  • Ability to collaborate effectively with cross-functional teams.
  • Creative problem-solving skills.

Recent Stories

How to Choose the Right Arm CPU Core for ASIC

Read More »

MPW Run: Cost, Schedule & Booking Tool

Read More »

TSMC MPW: CyberShuttle, Cost, Schedule & Access

Read More »

High-end packaging: a market set to nearly quintuple by 2031

Read More »

IC Prototype Packaging: Options, Cost & Suppliers

Read More »

Silicon Interposer vs Organic Interposer vs Glass Interposer: Which Is Best?

Read More »

2.5D vs 3D Packaging: What Is the Difference?

Read More »

VQFN Package: What It Is, Sizes, Price & PCB Design

Read More »

Get Price for ASIC Design Services

Get Price for IC Packaging

Find the Right Semiconductor Partner

Tell us what you're building and we'll recommend qualified vendors for your project.

  • ASIC Design Services
  • Verification
  • Packaging & Wafer
  • Semiconductor IP

Work Email

Get Free Recommendations

Free • No obligation • Response within 24 hours Get Price Offers From ASIC Design Houses Wafer Foundries Chip Packaging

IC Testing

IP Core Vendors

FPGA Design

Featured Vendor

TMS Test Services

Welcome New Vendors

  • VConnecTech Systems
  • TOPPAN Technical Design Center
  • Digicomm Semiconductor
  • Tekmos
  • BitSim Now

Recent Posts

  • GlobalFoundries Wins $2 Billion TSMC CoWoS Interposer Deal, Expanding U.S. Advanced Packaging Supply
  • ZLG Selects CAST CAN XL and TSN IP for Next-Generation Vehicle-Network Development and Test Tools
  • Xiphera launches nQrux® Root of Trust with Post-Quantum Cryptography
  • How to Choose the Right Arm CPU Core for ASIC
  • MPW Run: Cost, Schedule & Booking Tool
  • TSMC MPW: CyberShuttle, Cost, Schedule & Access

Most Popular Blog Posts

  • Semiconductor Manufacturing Cost Breakdown | Wafer, Packaging, Test & ASIC Cost Factors
  • TSMC and Sony Plan Image Sensor Joint Venture in Japan
  • Semiconductor Design and Verification Services | ASIC, SoC & IC Development Partners
  • ASIC Design Services for Startups | From Idea to Silicon
  • Custom ASIC Solutions | Find ASIC Design & Turnkey Chip Development Partners

Tools

  • ASIC Price Calculator
  • IC Packages Price Calculator
  • Die Per Wafer Calculator
  • Bonding Diagram Tool
  • CPU IP Core Search Engine
  • Find Consultants

We are using cookies to give you the best experience on our website. You can find out more about which cookies we are using or switch them off in settings. Accept

Reject

Close GDPR Cookie Settings

Privacy Overview

Strictly Necessary Cookies 3rd Party Cookies

Privacy Overview

This website uses cookies so that we can provide you with the best user experience possible. Cookie information is stored in your browser and performs functions such as recognising you when you return to our website and helping our team to understand which sections of the website you find most interesting and useful.

Strictly Necessary Cookies

Strictly Necessary Cookie should be enabled at all times so that we can save your preferences for cookie settings. Enable or Disable Cookies

Enabled

Disabled

3rd Party Cookies This website uses Google Analytics to collect anonymous information such as the number of visitors to the site, and the most popular pages. Keeping this cookie enabled helps us to improve our website. Enable or Disable Cookies

Enabled

Disabled

Enable All Reject All

Bron 2026-10-12

ASIC Clocks Verification Engineer – New College Grad 2026 — anysilicon.com - AIT Community